

(9) CLAIMS

1. A common-mode feedback circuit for a fully-differential operational amplifier device, the circuit comprising:

- a first power supply input terminal for connecting to a first voltage potential;
- a second power supply input terminal for connecting to a second voltage potential;
- a first input terminal for connecting to a non-inverting output of said fully-differential operational amplifier device;
- a second input terminal for connecting to an inverting output of said fully-differential operational amplifier device;
- an output terminal for providing a common-mode feedback voltage;
- bridging said first power supply terminal Vdd and said second power supply input terminal, first means for establishing a substantially constant bias current; connected to said first means, to said first input terminal and said second input terminal, and to said second power supply input terminal, second means for changing division of said substantially constant bias current when signals to said first input terminal and said second input terminal are not in equilibrium;
- bridging said first power supply input terminal and said second power supply input terminal and connected to said first means and said second means, third means for setting common-mode feedback voltage level at said output terminal, and

1 wherein said bias current is shared between said second means and said
2 third means such that when inverting output and non-inverting output of said fully-
3 differential operational amplifier device are not in equilibrium said bias current
4 through said third means is changed via said second means wherein said third
5 means provides said common-mode feedback reference voltage at a level for re-
6 balancing said fully-differential operational amplifier device.

7 2. The circuit as set forth in claim 1 wherein said first means comprises:

8 a first MOSFET and a second MOSFET, wherein
9 respective source regions are connected to said first power supply
10 input terminal,
11 respective gate regions are connected to a drain region of said first
12 MOSFET,
13 said first MOSFET drain region is connected to a bias current supply,
14 and
15 said second MOSFET drain region is connected to said second
16 means.

17 3. The circuit as set forth in claim 2 wherein said second means comprises:

18 a third MOSFET having a gate region connected to said first input terminal, a
19 source region connected to said drain region of said second MOSFET, and a drain

1 region connected to said second power supply input terminal, and a fourth MOSFET
2 having a gate region connected to said second input terminal, a source region
3 connected to said drain region of said second MOSFET, and a drain region
4 connected to said second power supply input terminal, and

5 wherein respective body regions of said third MOSFET and said fourth
6 MOSFET are connected to said first power supply input terminal.

7 4. The circuit as set forth in claim 3 wherein said third means comprises:

8 a fifth MOSFET having a source region connected to said third MOSFET
9 source region and to said fourth MOSFET source region, a gate region and a drain
10 region co-connected, and a body region connected to said first power supply input
11 terminal, and

12 a sixth MOSFET having a source region and body region connected to said
13 second power supply input terminal, a drain region and a gate region co-connected
14 to said co-connected gate region and drain region of said fifth MOSFET, and said
15 sixth MOSFET gate region is connected to said output terminal.

16 5. A multistage operational amplifier, comprising:

17 at least one fully-differential operational amplifier stage; and,

18 bridging outputs of each said fully-differential operational amplifier stage, a
19 common-mode feedback device including first means for providing a substantially

1 constant current and second means, having a common-source connected input
2 configuration, for dividing said current and for generating a feedback voltage to said
3 fully-differential operational amplifier dependent upon division of said current
4 therethrough such that feedback voltage is at a first level when inputs to said fully-
5 differential operational amplifier are in equilibrium and at a second level for
6 balancing said fully-differential operational amplifier when inputs to said fully-
7 differential operational amplifier are not in equilibrium.

8 6. The invention as set forth in claim 5 wherein said first means further
9 comprises:

10 a diode-connected MOSFET connected to a mirror MOSFET connected to a
11 third MOSFET and a fourth MOSFET having said common-source connected input
12 configuration.

13 7. The invention as set forth in claim 6 wherein said second means further
14 comprises:

15 a MOSFET output stage generating said feedback voltage to said fully-
16 differential operational amplifier dependent upon division of said current
17 therethrough from said third MOSFET and said fourth MOSFET such that said
18 feedback voltage is at said first level when inputs to said fully-differential operational
19 amplifier are in equilibrium and at said second level for balancing said fully-

1 differential operational amplifier when inputs to said fully-differential operational
2 amplifier are not in equilibrium.

3 8. The invention as set forth in claim 7 wherein said MOSFET output stage
4 further comprises:

5 a series connected fifth MOSFET and sixth MOSFET wherein said fifth
6 MOSFET is source-connected to said fourth MOSFET and outputs of said fully-
7 differential operational amplifier and said sixth MOSFET provides said feedback
8 voltage at said first level when inputs to said fully-differential operational amplifier
9 are in equilibrium and at said second level for balancing said fully-differential
10 operational amplifier when inputs to said fully-differential operational amplifier are
11 not in equilibrium.

12 9. A common-mode feedback circuit device for a fully-differential operational
13 amplifier, the circuit comprising:

14 a first MOSFET configuration for maintaining a substantially constant current
15 to an output thereof; and

16 connected to said output and to respective outputs of said fully-differential
17 operational amplifier, a second MOSFET configuration for dividing said current and
18 driving a third MOSFET configuration connected thereto, wherein said third
19 MOSFET configuration is generating a feedback voltage to said fully-differential

1 operational amplifier dependent upon division of said current therethrough such that
2 feedback voltage is at a first level when inputs to said fully-differential operational
3 amplifier are in equilibrium and at a second level for balancing said fully-differential
4 operational amplifier when inputs to said fully-differential operational amplifier are
5 not in equilibrium.

6 10. The device as set forth in claim 9, said fully-differential operational amplifier
7 having a non-inverting output and an inverting output, said device further
8 comprising:

9 a first power supply input terminal for connecting to a first power supply
10 voltage level;

11 a second power supply input terminal for connecting to a second power
12 supply voltage level;

13 a first input terminal for connecting to said non-inverting output of said fully-
14 differential operational amplifier device;

15 a second input terminal for connecting to said inverting output of said fully-
16 differential operational amplifier device;

17 an output terminal for providing a common-mode feedback voltage;

18 a first MOSFET and a second MOSFET, wherein respective source regions
19 are connected to said first power supply input terminal, respective gate regions are
20 connected to a drain region of said first MOSFET, said first MOSFET has a drain

1 region connected to a bias current supply, and said second MOSFET has a drain

2 region connected to said second means;

3 a third MOSFET having a gate region connected to said first input terminal, a
4 source region connected to said drain region of said second MOSFET, and a drain
5 region connected to said second power supply input terminal;

6 a fourth MOSFET having a gate region connected to said second input
7 terminal, a source region connected to said drain region of said second MOSFET,
8 and a drain region connected to said second power supply input terminal; and
9 wherein respective body regions of said third MOSFET and said fourth MOSFET are
10 connected to said first power supply input terminal;

11 a fifth MOSFET having a source region connected to said third MOSFET
12 source region and to said fourth MOSFET source region, a gate region and a drain
13 region co-connected, and a body region connected to said first power supply input
14 terminal; and

15 a sixth MOSFET having a source region and body region connected to said
16 second power supply input terminal, a drain region and a gate region co-connected
17 to said co-connected gate region and drain region of said fifth MOSFET, and said
18 sixth MOSFET gate region is connected to said output terminal.